

High Performance Thin-film Transistors with Hybrid-phase ITO-stabilized ZnO Active Channel Layer

Rongsheng Chen^{1,2}, Sunbin Deng², Zhihe Xia², Meng Zhang², Wei Zhou², Man Wong², and Hoi-Sing Kwok²

1. School of Electronic and Information Engineering, South China University of Technology, Guangzhou, China

2. State Key Laboratory on Advanced Displays and Optoelectronics Technologies, Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong

E-mail: chenrs@scut.edu.cn

The advancement of displays towards large area and ultrahigh definition claim thin film transistors (TFTs) with higher electrical performance, uniformity and stability. The most prevalent a-IGZO is theoretically limited by its composition and randomness, and seems insufficient to provide demanded mobility ($> 20 \text{ cm}^2/\text{Vs}$) [1]. Binary ZnO suffers from instability issues that related to native defects [2]. In this paper, we propose the ITO-stabilized ZnO thin film with less native defects, and introduce a novel hybrid-phase microstructure, where nanocrystals are embedded in an amorphous matrix. The proposed thin film can provide relatively high mobility and stability.

Following a sufficient study on microstructural and electrical properties of hybrid-phase ITO-stabilized ZnO thin films, both staggered bottom-gate and top-gate TFTs with this optimal ITO-stabilized ZnO channel layers are fabricated, and exhibit a fairly high electrical performance especially in field-effect mobility and subthreshold swing. Additionally, the electrical performance of devices is proved to be spatially uniform and stable.




Figure 1. a) XRD spectra of polycrystalline ZnO and hybrid-phase ITO-stabilized ZnO thin films deposited on thermal-oxide-coated silicon wafers; b) HRTEM cross-sectional image of hybrid-phase ITO-stabilized ZnO thin films cosputtered on silicon wafers with (100) orientation.




Figure 2. Transfer curves of the staggered a) bottom-gate and b) top-gate TFTs with optimal hybrid-phase ITO-stabilized ZnO channels.




Figure 3. Spatial device uniformity of 30 bottom-gate ITO-stabilized ZnO TFTs, which are uniformly distributed over a 4-inch silicon wafer.




Figure 4. Transfer curve evolution of top-gate ITO-stabilized ZnO TFTs for (a) NBS and (b) PBS

Reference:

- [1] K. A. Stewart, B.-S. Yeh, J. F. Wager, "Amorphous Semiconductor Mobility Limits." *J. Non. Cryst. Solids*, vol. 432, pp. 196-199, Oct. 2016.
- [2] E. Fortunato, P. Barquinha, R. Martins, "Oxide semiconductor thin-film transistors: a review of recent advances." *Adv. Mater.*, vol. 24, pp. 2945-2986, June 2012.