

# Bottom-Gate Thin-Film Transistors Based on GaN Active Channel Layer

Rongsheng Chen, Wei Zhou, Meng Zhang, and Hoi Sing Kwok, *Fellow, IEEE*

**Abstract**—GaN thin films were utilized as an active channel layer to produce bottom-gate n-type thin-film transistors (TFTs). The GaN thin films with wurtzite structure were deposited by the reactive dc magnetron sputtering technique using liquid gallium target. The resulting GaN TFTs exhibit good electrical performance, including a field-effect mobility of  $5 \text{ cm}^2/\text{V} \cdot \text{s}$ , a threshold voltage of 11.5 V, an on/off current ratio of  $6 \times 10^6$ , and a sub-threshold swing of 0.4 V/dec. The reported GaN TFTs have great potential in the application of next-generation flat-panel display.

**Index Terms**—Bottom gate, dc sputtering, GaN, thin-film transistors (TFTs).

## I. INTRODUCTION

GALLIUM nitride has emerged as one of the most promising compound semiconductor during the last few years [1]–[4]. GaN-based high-electron mobility transistors are the focus of intense research activities in the area of high-power, high-speed, and high-temperature transistors [1], [2]. The current deposition techniques for high-quality GaN-related thin films are mainly metal–organic chemical vapor deposition (CVD) and molecular beam epitaxy. One of the current directions in GaN research is to deposit high-quality GaN thin films using an inexpensive substrate under low temperature. Recently, amorphous and polycrystalline GaN thin films have been deposited using the magnetron sputtering technique [5]–[8] or the pulsed laser deposition technique [9]. The dc magnetron sputtering technique for the thin-film deposition has the potential of high deposition rate, large area, good uniformity, and low cost suitable for mass production in industry.

Transparent amorphous indium–gallium–zinc oxide (a-IGZO) thin-film transistors (TFTs) have become attractive for use as driving devices in large-scale active-matrix organic light-emitting diode applications, due to their higher mobility and larger area uniformity, as compared with amorphous silicon (a-Si) and polycrystalline silicon (p-Si) TFTs [10], [11]. However, the poor electrical stability of ZnO-based TFTs is still a main issue in preventing commercialization [12]. Bottom-gate and top-gate n-type TFTs using a reactive radio-frequency sputtering GaN thin film as a channel layer have

Manuscript received December 18, 2012; revised January 23, 2013; accepted January 29, 2013. Date of publication March 7, 2013; date of current version March 20, 2013. This work was supported by the Hong Kong Government Research Grants Council under Theme-Based Research Scheme T23-713/11-1. The review of this letter was arranged by Editor Prof. W. S. Wong.

The authors are with the Center for Display Research, Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Kowloon, Hong Kong (e-mail: eekwok@ust.hk).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2013.2244556




Fig. 1. Cross-sectional schematic of the proposed GaN TFT with a bottom-gate structure.

been demonstrated and exhibited poor performance, such as low mobility ( $6 \times 10^{-2} \text{ cm}^2/\text{V} \cdot \text{s}$ ) and low on/off current ratio ( $3 \times 10^3$ ) [13], [14]. We have reported that top-gate n-type GaN TFTs with heavily silicon doped source/drain regions [15] or based on AlN/GaN heterostructures [16] showed good electrical performance. However, they needed high annealing temperature for the activation of the silicon dopant or the formation of source/drain ohmic contacts of the metal alloy.

In this letter, as an alternative to ZnO-based TFTs, bottom-gate n-type GaN TFTs with good electrical performance and low processing temperature were fabricated. The properties of the proposed GaN TFTs were studied and discussed in detail.

## II. EXPERIMENT

The GaN thin films were deposited by reactive dc magnetron sputtering using a liquid gallium target in a mixed Ar and N<sub>2</sub> ambient (Ar/N<sub>2</sub> = 3:14) at a substrate temperature of 550 °C. The deposition pressure and the input power were 5 mtorr and 80 W, respectively. The structure of the films was analyzed by X-ray diffraction (XRD) experiments in grazing incidence geometry using Cu K $\alpha$ 1 radiation at 40 kV and 40 mA.

The cross-sectional schematic of the proposed bottom-gate GaN TFTs in this letter is shown in Fig. 1. The fabrication process began with a heavily doped n-type crystalline silicon wafer, which was used as the substrate and the gate electrode. A 170-nm-thick low-temperature SiO<sub>2</sub> (LTO) was deposited by low-pressure CVD at 425 °C as the gate insulator. Then, a 150-nm-thick GaN thin film as the active layer was deposited by sputtering on top of the LTO gate insulator at a substrate temperature of 550 °C. The GaN active layer was defined by the photolithography and dry-etching process. The ohmic contacts on source/drain regions were formed by sputtering deposition of Ti/Au (20 nm/50 nm) double metal layers and patterned by the photolithography and liftoff technique, followed by thermal annealing in N<sub>2</sub> ambient at 500 °C for 55 min. The electrical properties of the proposed GaN TFTs were measured at room temperature using an Agilent 4145B semiconductor parameter analyzer.




Fig. 2. XRD pattern of the GaN thin film deposited by the reactive dc magnetron sputtering technique.

### III. RESULTS AND DISCUSSION

Fig. 2 shows the XRD patterns of the GaN thin film deposited at a substrate temperature of 550 °C. Several diffraction peaks were obtained, and the strongest  $2\theta$  peak corresponding to (002) was observed at 34.5°, indicating that the GaN film is polycrystalline with a wurtzite structure and has a  $c$ -axis orientation. Calculated from the Scherrer formula, the estimated average grain size of the deposited GaN thin film is around 25 nm. The GaN thin films show better crystalline quality with higher deposition temperature, which agrees with the previous report [17].

The field-effect mobility induced by the transconductance at a low drain voltage is given by

$$\mu_{FE} = \frac{Lg_m}{WC_{OX}V_{DS}} \quad (1)$$

where  $g_m$  and  $C_{OX}$  are the transconductance and the gate insulator capacitance per unit area, respectively. The extraction of threshold voltage uses the square root extraction method from the linear relation between  $I_{DS}^{1/2}$  and  $V_{GS}$  in the saturation region. The transfer characteristics with  $V_{DS} = 0.2$  V and 5 V for this bottom-gate GaN TFTs are shown in Fig. 3(a). They exhibit good transfer TFT characteristics, such as a linear field-effect mobility of  $5 \text{ cm}^2/\text{V} \cdot \text{s}$ , a threshold voltage of 11.5 V, a subthreshold swing of 0.4 V/dec, and an on/off current ratio of  $6 \times 10^6$ . As compared with our previous reports [15], [16], the bottom-gate GaN TFTs studied in this letter show much better performance. One of the reasons for this enhancement of performance may be the better quality of the GaN thin film deposited at a substrate temperature of 550 °C.

The typical output characteristics of the GaN TFTs are shown in Fig. 3(b). The drain–source current  $I_{DS}$  exhibits pinchoff and saturation, indicating that the TFTs follow standard field-effect transistor characteristics. The output characteristic shows clear linear regions and does not show significant current crowding at low  $V_{DS}$ , indicating that low series resistance  $R_{SD}$  in source/drain contacts were obtained.

The  $R_{SD}$  was extracted by determining the device on-resistance  $R_{on}$  from the linear region of the transfer characteristics and plotting the width-normalized  $R_{on}W$  as a function




Fig. 3. (a) Transfer and (b) output characteristics of the proposed bottom-gate GaN TFTs.

of the channel length  $L$  for different gate voltages. The device on-resistance  $R_{on}$  is given in [18], i.e.,

$$R_{on} = R_{ch} \times L + R_{SD} \quad (2)$$

where  $R_{ch}$  is the effective channel resistance per unit channel length. Fig. 4 shows the width-normalized  $R_{on}W$  as a function of  $L$  at different gate voltages at  $V_{DS} = 0.2$  V for the GaN TFTs. The  $R_{SD}W$  for the GaN TFTs, which is extracted at the  $y$ -axis intercept of the extrapolated linear fit of  $R_{on}W$  versus  $L$  as given by (2), is approximately  $950 \Omega \cdot \text{cm}$ , which is similar to that of bottom-gate a-IGZO TFTs [11]. This low series resistance  $R_{SD}$  is caused by the metal alloy Ti/Au deposited by sputtering and thermal annealing process at 500 °C. Different from our previous works with annealing temperature above 850 °C [15], [16], no high temperature annealing is needed for the formation of the source/drain ohmic contacts in this




Fig. 4. Width-normalized device on-resistance  $R_{on}W$  as a function of channel length  $L$ .




Fig. 5. Hysteresis characteristic of the bottom-gate GaN TFTs.

letter. This low temperature and simple fabrication process are suitable for the application of large-area flat-panel display.

To investigate the effect of  $\text{SiO}_2$  gate dielectric and its interface with GaN active layer, the hysteresis of GaN TFT was examined, as shown in Fig. 5. The shift of the threshold voltage for the hysteresis loop was observed. It indicates that some electrons are trapped at or near the interface or within the channel layer, which should be improved in the future.

#### IV. CONCLUSION

Good performance bottom-gate n-type TFTs using GaN thin films as active channel layers have been fabricated in this letter. GaN thin films were deposited by the dc reactive magnetron sputtering at a substrate temperature of 550 °C in a mixed Ar and  $\text{N}_2$  ambient. Because of the good quality of GaN thin films and the metal alloy Ti/Au for source/drain ohmic contacts,

the proposed GaN TFTs have a linear field-effect mobility of  $5 \text{ cm}^2/\text{V} \cdot \text{s}$ , a threshold voltage of 11.5 V, a subthreshold swing of 0.4 V/dec, and an on/off current ratio of  $6 \times 10^6$ . Due to the low temperature and simple fabrication process, the reported bottom-gate GaN TFTs in this letter can be a potential candidate as driving devices in the next-generation flat-panel displays.

#### REFERENCES

- [1] C. Y. Tsai, T. L. Wu, and A. Chin, "High-performance GaN MOSFET with high- $\kappa$   $\text{LaAlO}_3/\text{SiO}_2$  gate dielectric," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 35–37, Jan. 2012.
- [2] H. F. Sun, A. R. Alt, H. Benedickter, E. Feltn, J. F. Carlin, M. Gonschorek, N. Grandjean, and C. R. Bolognesi, "100-nm-gate (Al, In)N/GaN HEMTs grown on SiC with  $f_T = 144 \text{ GHz}$ ," *IEEE Electron Device Lett.*, vol. 31, no. 4, pp. 293–295, Apr. 2010.
- [3] M. K. Kwon, J. Y. Kim, I. K. Park, K. S. Kim, G. Y. Jung, S. J. Park, J. W. Kim, and Y. C. Kim, "GaN/InGaN light emitting diodes with embedded photonic crystal obtained by lateral epitaxial overgrowth," *Appl. Phys. Lett.*, vol. 92, no. 11, pp. 113514-1–113514-3, Mar. 2008.
- [4] C. C. Yang, C. F. Lin, K. T. Chen, R. H. Jiang, and C. M. Lin, "Direct-grown air-void structure in the InGaN light-emitting diodes," *IEEE Electron Device Lett.*, vol. 33, no. 12, pp. 1738–1740, Dec. 2012.
- [5] E. C. Knox-Davies, S. R. P. Silva, and J. M. Shannon, "Properties of nanocrystalline GaN films deposited by reactive sputtering," *Diam. Relat. Mater.*, vol. 12, no. 8, pp. 1417–1421, Aug. 2003.
- [6] T. Maruyama and H. Miyake, "Gallium nitride thin films deposited by radio-frequency magnetron sputtering," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 24, no. 4, pp. 1096–1099, Jul. 2006.
- [7] S. Zembutsu and M. Kobayashi, "The growth of  $c$ -axis-oriented GaN films by D.C.-biased reactive sputtering," *Thin Solid Films*, vol. 129, no. 3/4, pp. 289–297, Jul. 1985.
- [8] K. Kubota, Y. Kobayashi, and K. Fujimoto, "Preparation and properties of III-V nitride thin film," *J. Appl. Phys.*, vol. 66, no. 7, pp. 2984–2988, Oct. 1989.
- [9] R. F. Xiao, H. B. Liao, N. Cue, X. W. Sun, and H. S. Kwok, "Growth of  $c$ -axis oriented gallium nitride thin films on an amorphous substrate by the liquid-target pulsed laser deposition technique," *J. Appl. Phys.*, vol. 80, no. 7, pp. 4226–4228, Oct. 1996.
- [10] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 7016, pp. 488–492, Nov. 2004.
- [11] M. Kim, J. H. Jeong, H. J. Lee, T. K. Ahn, H. S. Shin, J. S. Park, J. K. Jeong, Y. G. Mo, and H. D. Kim, "High mobility bottom gate InGaZnO thin film transistors with  $\text{SiO}_x$  etch stopper," *Appl. Phys. Lett.*, vol. 90, no. 21, pp. 212114-1–212114-3, May 2007.
- [12] J. S. Park, J. K. Jeong, H. J. Chung, Y. G. Mo, and H. D. Kim, "Electronic transport properties of amorphous indiumgalliumzinc oxide semiconductor upon exposure to water," *Appl. Phys. Lett.*, vol. 92, no. 7, pp. 072104-1–072104-3, Feb. 2008.
- [13] S. Kobayashi, S. Nonomura, K. Ushikoshi, K. Abe, M. Nishio, H. Furukawa, T. Gotoh, and S. Nitta, "Optical and electrical properties of nano-crystalline GaN thin films and their application for thin-film transistor," *J. Cryst. Growth*, vol. 189/190, pp. 749–752, Jun. 1998.
- [14] S. Kobayashi, S. Nonomura, K. Abe, K. Ushikoshi, and S. Nitta, "Preparation of field effect transistor using nano-crystalline GaN," *J. Non-Cryst. Solids*, vol. 227-230, pt. 2, pp. 1245–1249, May 1998.
- [15] R. Chen, W. Zhou, and H. S. Kwok, "Top-gate thin-film transistors based on GaN channel layer," *Appl. Phys. Lett.*, vol. 100, no. 2, pp. 022111-1–022111-3, Jan. 2012.
- [16] R. Chen, W. Zhou, M. Zhang, and H. S. Kwok, "Top-gate GaN thin-film transistors based on AlN/GaN heterostructures," *IEEE Electron Device Lett.*, vol. 33, no. 9, pp. 1282–1284, Sep. 2012.
- [17] S. Kobayashi, S. Nonomura, T. Ohmori, K. Abe, S. Hirata, T. Uno, T. Gotoh, and S. Nitta, "Optical and electrical properties of amorphous and microcrystalline GaN films and their application to transparent TFT," *Appl. Surf. Sci.*, vol. 113/114, pp. 480–484, Apr. 1997.
- [18] J. Zaumseil, K. W. Baldwin, and J. A. Rogers, "Contact resistance in organic transistors that use source and drain electrodes formed by soft contact lamination," *J. Appl. Phys.*, vol. 93, no. 10, pp. 6117–6124, May 2003.